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Abstract
The emergence of semiconductor fabrication technology allowing a tight coupling between high-density
DRAM and CMOS logic on the same chip has led to the important new class of Processor-In-Memory
(PIM) architectures. Newer developments provide powerful parallel processing capabilities on the chip,
exploiting the facility to load wide words in single memory accesses and supporting complex address
manipulations in the memory. Furthermore, large arrays of PIMs can be arranged into a massively
parallel architecture. In this report, we describe an object-based programming model based on the
notion of a macroserver. Macroservers encapsulate a set of variables and methods; threads, spawned
by the activation of methods, operate asynchronously on the variables' state space. Data distributions
provide a mechanism for mapping large data structures across the memory region of a macroserver,
while work distributions allow explicit control of bindings between threads and data. Both data and work
distributions are rst-class objects of the model, supporting the dynamic management of data and threads
in memory. This oers the exibility required for fully exploiting the processing power and memory
bandwidth of a PIM array, in particular for irregular and adaptive applications. Thread synchronization
is based on atomic methods, condition variables, and futures. A special type of lightweight macroserver
allows the formulation of exible scheduling strategies for the access to resources, using a monitor-like
mechanism.

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1 Introduction
\Processor in Memory" or PIM technology and architecture has emerged as one of the most important
domains of parallel computer architecture research and development. It is being pursued as a means of
accelerating conventional systems for array processing [50] and for manipulating irregular data structures
[25]. It is being considered as a basis for scalable spaceborne computing [54], as smart memory to manage
systems resources in a hybrid technology multithreaded architecture for ultra-scale computing [55], and most
recently as the means for achieving Petaops performance [33]. PIM exploits recent advances in semicon-
ductor fabrication processes that enable the integration of DRAM cell blocks and CMOS logic on the same
chip. The benet of PIM structures is that processing logic can have direct access to the memory block row
buers at an internal memory bandwidth on the order of 100 Gbps yielding the potential performance of
10 Gips (32-bit operands) on a memory chip with a 16 Mbyte capacity. Because of the eÆciencies derived
from staying on-chip, power consumption can be an order of magnitude lower than comparable performance
with conventional microprocessor based systems. But the dramatic advances in performance will be derived
from arrays of tightly coupled PIM chips in the hundreds or thousands, either alone, or in conjunction with
external microprocessors. Such systems could deliver low Teraops scale peak performance within the next
couple of years at a cost of only a few million dollars (or less than $1M if mass produced) and possibly a
Petaops, at least for some applications, in ve years.
The challenge to realizing the extraordinary potential of arrays of PIM is not simply the interesting
problem of the basic on-chip structure and processor architecture but also the methodology for coordinating
the synthesis of as much as a million PIM processors to engage in concert in the solution of a single parallel
application. A large PIM array is not simply another MPP, it is a new balance of processing and memory in
a new organization. Its local operation and global emergent behavior will be a direct reection of a shared
highly parallel system-wide model of computation that governs the execution and interactions of the PIM
processors and chips. Such a computing paradigm must treat the semantic requirements of the whole system
even as it derives its processing capabilities from the local mechanisms of the individual parts. A synergy of
cooperating elements is to be accomplished through this shared execution model.
PIM diers signicantly from more common MPP structures in several key ways. The ratio of computa-
tion performance to associated memory capacity is much higher. Access bandwidth (to on-chip memory) is
a hundred times greater. And latency is lower by a factor of two to four while logic clock speeds are approx-
imately half that of the highest speed microprocessors. Like clusters, PIM favors data oriented computing
where operations are scheduled and performed at the site of the data, and tasks are often moved from one
PIM to another depending on where the argument data is rather than moving the data. PIM processor uti-
lization is less important than memory bandwidth. A natural organization of computation on a PIM array is
a binding of tasks and data segments logically to coincide with physical data allocation while making remote
service requests where data is non-local. This is very similar to evolving practices for accomplishing tasks
on the Web including the use of Java and encourages an object-oriented approach to managing the logical
tasks and physical resources of the PIM array.
This report presents a strategy for relating the physical resources of next generation PIM arrays to the
logical requirements of user dened applications. The strategy is embodied in an intermediate form of an
execution model that provides the generalized abstractions of both local and global computation in a unied
framework. The principal abstract entity of the proposed model is the macroserver, a distributed agent of
state and action. It complements the concept of the microserver, a purely local agent [10]. This early work
explores one possible model that is object-based in a manner highly suitable to PIM structures but of a
suÆciently high level with task virtualization that aggregations of PIM nodes can be cooperatively applied
to a segment of parallel computation without phase changes in representations (as would be found with
OpenMP combined with MPI).
The next section describes PIM architectures including the likely direction of their evolution over the
next one to three years. Then, in Section 3, a brief overview of the concepts and the terminology used
in the rest of the paper is presented. In Section 4, we outline the main components of macroserver class
4
declarations. Section 5 then discusses some specic features of macroservers, in particular the distribution
and alignment of data structures. Section 6 introduces threads and explains the major mechanisms for their
creation, management, and termination. The subsequent section deals with thread synchronization, covering
mutual exclusion and synchronization via condition and future variables. The remaining sections provide
an overview of related research (Section 8) and discuss the motivation for a number of design decisions,
possible alternatives, and directions for future research (Section 9). The nal Section 10 provides concluding
remarks. The Appendix illustrates solutions for a number of example problems (Section A) and denes an
interface to an underlying abstract machine model (Section B).
A nal remark is in order here. This report does not attempt to provide a programming language denition
{ its emphasis is on the semantics of the model. However, since it was obviously necessary to adopt some
programming language notation, in particular for examples, we decided to use Fortran 95 syntax, with ad-hoc
extensions mainly motivated by HPF [31] and Opus [15].
2 Processor in Memory
For more than a decade, research experiments have been conducted with semiconductor devices that merged
both logic and static RAM cell blocks on the same chips. Even earlier, simple processors and small blocks of
SRAM could be found on simple control processors for embedded applications and of course modern micro-
processors include high speed SRAM on chip for level 1 caches. But it was not until recently that industrial
semiconductor fabrication processes made possible tightly coupled combinations of logic with DRAM cell
blocks bringing relatively large memory capacities to PIM design. A host of research projects has been un-
dertaken to explore the design and application space of PIM (many under DARPA sponsorship) culminating
in the recent IBM announcement to build a Petaops scale PIM array for the application of protein folding.
The opportunity of PIM is primarily one of bandwidth. Typical memory parts access a row of memory
from a memory block and then select a subsegment of the row of bits to be sent to a requesting processor
through the external interface. While newer generations of memory chips are improving eective bandwidth,
PIMs make possible immediate access to all the bits of a memory row acquired through the sense amps.
Processing logic, placed at the row buer, can operate on all the data read (typically 64 32-bit words) in a
single memory access under favorable conditions. While a number of PIM proposals plan to use previously
developed processor cores to be \dropped into" the die, PIM oers important opportunities for new proces-
sor architecture design that simplies operation, lowers development cost and time, and greatly improves
eÆciency and performance over classical processor architecture. Many of the mechanisms incorporated in
today's processors are largely unnecessary in a PIM processor. At the same time, eective manipulation of
the very wide words available on the PIM imply the need for augmented instruction sets.
PIM chips include several major subsystems, some of them replicated as space is available:
 memory blocks
 processor control
 wide ALU and data path/register set
 shared functional units
 external interfaces
Typically PIMs are organized into sets of memory block/processor pairs while sharing some larger func-
tional units and the external interfaces among them [38]. Detailed design studies suggest that PIM processors
comprise less than 20% of the available chip real estate while the memory capacity has access to more than
half of the total space. Approximately a third of the die area is used for external I/O interface and control
as well as shared functional units. This is an excellent ratio and emphasizes the value of optimizing for
bandwidth utilization rather than processor throughput. An important advantage of the PIM approach is
the ability to operate on all bits in a given row simultaneously. A new generation of very wide ALU and
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corresponding instruction sets exploit this high memory bandwidth to accomplish the equivalent of many
conventional operations (e.g. 32-bit integer) in a single cycle. An example of such a wide ALU is the ASAP
ISA developed at the University of Notre Dame and used in such experimental PIM designs as Shamrock and
MIND. Other fundamental advances over previous generation PIMs are also in development to provide un-
precedented capability and applicability. Among the most important of these are on-PIM virtual to physical
address translation, message driven computation, and multithreading.
Virtual-to-Physical Address Translation Early PIM designs have been very simple assuming a physi-
cally addressed memory and often a SIMD control structure [21]. But such basic designs are limited in their
applicability to a narrow range of problems. One requirement not satised by such designs is the ability to
manipulate irregular data structures. This requires the handling of user virtual addresses embedded in the
structure metadata. PIM virtual to physical address translation is key to extending PIM into this more gen-
eralized domain. Translation Lookaside Buers can be of some assistance but they are limited in scalability
and may not be the best solution. Virtual address translation is also important for protection in the context
of multitasking systems. Address translation mechanisms are being provided for both the USC DIVA chip
and the HTMT MIND chip.
Message-Driven Computation A second important advance for PIM architecture is message driven
computation. Like simple memories, PIMs acquire external requests to access and manipulate the contents
of memory cells. Unlike simple memories, PIMs may have to perform complex sequences of operations on
the contents of memory dened by user application or supervisor service routines. Mechanisms are necessary
that provide eÆcient response to complex requests while maintaining generality. Message driven computation
assumes a sophisticated protocol and on-chip fast interpretation mechanisms that quickly identify both the
operation sequence to be performed and the data rows upon which to be operated. A general message driven
low-level infrastructure goes beyond interactions between system processors and the incorporated PIMs, it
permits direct PIM to PIM interactions and control without system processor intervention. This reduces
the impact of the system processors as a bottleneck and allows the PIMs to exploit data level parallelism
at the ne grain level intrinsic to pointer linked sparse and irregular data structures. Both the USC DIVA
chip and the HTMT MIND chip will incorporate \parcel" message driven computation while the IBM Blue
Gene chip will permit direct PIM to PIM communications as well.
Multithreading A third important advance is the incorporation of multithreading into the PIM processor
architecture. Although counter intuitive, multithreading actually greatly simplies processor design rather
than further complicating it because it provides a uniform hardware methodology for dynamically manag-
ing physical processor resources and virtual application tasks. Multithreading is also important because it
permits rapid response to incoming service requests with low overhead context switching and also enables
overlapping of computation, communication, and memory access activities, thus achieving much higher uti-
lization and eÆciency of these important resources. Multithreading also provides some latency hiding to
local shared functional units, on-chip memory (for other processor/memory nodes on the chip), and remote
service requests to external chips. The IBM Blue Gene chip and the HTMT MIND chip both will incorporate
multithreading.
Advanced PIM structures like MIND, DIVA, and Blue Gene require a sophisticated execution model
that binds the actions of the independent processor/memory pairs distributed throughout the PIM array
into a single coherent parallel/distributed computation. An intermediate level execution model is required to
organize and coordinate the management of the distributed PIM resources and the parallel tasks comprising
the user applications and much of the high level system software. Three factors contributing to total system
operation must be combined at this level: the application parallel code and the relative associations of
its tasks and data objects, the low level PIM node operation and services, and the distributed resource
management and task scheduling. This layer of abstraction is required because it permits a runtime system
perspective not available at compile time and not available locally to a PIM node. It provides a target for
language, compiler, runtime system, and local PIM node service support. In a very real sense, it denes
the semantics of the PIM based distributed system. However, it is not a language in the sense of a human
programming interface. Some of the environmental drivers inuencing the behavior of the system under the
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control of the intermediate model are not even available to the programmer, or the compiler for that matter,
much of it being derived at runtime about the hardware status. Nonetheless, it can be depicted textually,
and so its syntactical representation has many of the trappings of language, even implying attributes of user
languages that might prove of value. Ultimately, actions are local even as task objectives span distributed
data and processing resources. An intermediate model must map these distributed entities and goals to local
resources and service mechanisms. The purpose of this technical report is to provide an initial description
of such an intermediate model as a basis of investigation, evolution, and prototype implementation.
3 The Macroserver Model: A Brief Overview
The proposed intermediate level computing model for PIM-based systems is made up of a collection of coop-
erating encapsulated activities. We call these organized distributed activities \macroservers" and distinguish
them from \microservers" devised by Jay Brockman which are local to a single PIM processor/memory node.
A macroserver is an object, in the sense of object-oriented computing, although not all the properties ordi-
narily attributed to object-oriented execution are assigned to macroservers. A macroserver has responsibility
for some of the program data, and has a set of routines that operate on that data called \methods". It also
reects an external logical interface by which other macroservers coordinate with it. These three elements,
data, methods, and interface dene a macroserver and establish it as the basis for organizing all computation
on an array of PIMs.
The relationship between a macroserver and the underlying hardware is important to appreciate. A
macroserver is a virtual named object as are the data and methods of which it is made. In principle, a given
macroserver can exist on any part of the underlying physical PIMs and over time move across this physical
medium as the virtual pages holding the data migrate. Support services to manage the creation, execution,
interaction, and migration of macroservers are provided by a set of microserver routines available within any
PIM node. This interface is an important aspect of the macroserver implementation. Macroservers cooperate
by calls to each other's methods. The underlying representation of the data is transparent as it is accessed
and manipulated through the methods which therefore dene the data semantics. A macroserver is not in
general a static object. While an application program will have a \main" macroserver that represents its
beginning and end, other macroservers may be created and destroyed if the program state is highly dynamic.
Macroservers can also provide system software services and may be ephemeral as well. Macroservers are
rst-class objects; they are named and may be manipulated by other macroservers which makes parallel
system software daemons particularly easy to construct.
We continue with a more concrete overview of the key concepts and their relationships.
A macroserver comes into existence by being created as an instantiation of a parameterized template
called a macroserver class, which contains declarations of variables and the methods dening its \behavior".
While the hardware architecture provides a shared address space, the discipline imposed by the object-based
framework requires all accesses to external data to be performed via method calls, optionally controlled
through a set of access privileges. At the time a macroserver is created, a region in the virtual PIM array
memory is allocated to it. This allocation can be explicitly controlled by expressing a set of constraints.
A data structure belonging to a macroserver can be distributed across the associated memory region.
Such a distribution is established by binding the data structure to a rst-class distribution object. Bindings
can be performed dynamically and may be changed during runtime. A data distribution can also be specied
indirectly, using an alignment relationship.
Threads are generated by spawning methods of a macroserver; they operate in the distributed data space
of the macroserver. Similar to the (data) distribution objects introduced above we propose rst-class work
distribution objects that specify the mapping of a set of threads to a memory region. In most cases, work
distributions are used to establish a relationship between the home of a thread { the memory unit where its
arguments and private data are stored { and a memory region allocated to a segment of a distributed data
structure.
Threads are lightweight in the sense that, unlike UNIX processes, they operate in the macroserver (i.e.,
user) data space. Threads execute asynchronously as long as they are not subject to synchronization. Mutual
exclusion can be controlled via atomic methods. A macroserver whose methods are all atomic is a monitor
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and can be used as a exible instrument for scheduling access to resources. A \small" monitor can be
associated with each element of a large data structure (such as a reservation system), co-allocating the set
of variables required by the monitor with the associated element (for an example, see Section A.2). This
organization allows the ASAP to perform the scheduling in a highly eÆcient way
1
. State synchronization can
be expressed using condition variables [29], which provide a low-level eÆciently implementable mechanism.
Finally, future variables [26] can be bound to threads and used for implicit or explicit synchronization based
upon the thread status.
4 Macroserver Classes
At execution time, a macroserver will be created to hold part of the program data and to perform useful
work on that data for itself and on behalf of other macroservers. Such creation requires a denition of the
template from which the macroserver is to be constructed. This denition is referred to as a \macroserver
class". Many executing macroservers can be created from a single macroserver class in a similar way as many
threads can be generated as separate instantiations of the same method.
More specically, a macroserver class is a parameterized template for the creation of macroservers. In
general, it contains the following components:
 the name of the class,
 zero or more formal parameters,
 variable declarations,
 method declarations, and
 a specication of the external interface (acquaintances).
At this point we provide a rst overview of variable and method declarations as well as the external
interface. We also discuss commands for the creation, migration, and destruction of macroservers. A well-
known coordination task { the producer/consumer problem { will serve as a running example.
4.1 Variable Declarations
The specication of a macroserver class denes a set of variables that will be instantiated in every macroserver
created for this class. As a general rule, these variables can only be accessed by methods declared in the
class.
Our model does not assume any specic type system, and thus allows the embedding of any of the
commonly used programming languages, such as Pascal, Fortran, C and C++, or Lisp. Likewise, we interpret
the concept of a variable in a very broad sense. For example, a variable may be a conventional scalar or
array variable as in Fortran 95, a sparse matrix, or a pointer to a Lisp data structure.
We introduce a number of new features as discussed below.
 Data and work distribution
Data distributions and alignments are used to explicitly control the allocation of data structures in the
memory region of a macroserver. They are managed as rst-class objects which can be dynamically
bound to data structures and variables. More details are discussed in Section 5.3.
Similarly, we introduce rst-class work distributions specifying mappings between threads and regions
of virtual memory in which these threads are to be executed. Most often, such mappings are based upon
an alignment between threads and distributed data structures. The combined features of data and work
distributions allow a exible approach to the control of parallelism and locality. Moreover, the model
provides explicit management of rst-class communication schedules which can be associated with a
method or a region of code such as a parallel loop. Work distributions and schedules are discussed in
Sections 6.6.1 and 6.6.2.
1
This refers to the ASAP ISA, a row wide ALU developed at Notre Dame University [10].
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 The macroserver type
The values of the macroserver type are references to macroservers. Such values are generated whenever
a macroserver is created from a class specication; they can be assigned to variables which then serve
as handles to macroservers.
We represent a macroserver type in the form macroserver ([C]), where C is a class identier. If C is
specied, then the range of values associated with the type is the set of references to all macroservers
that are created based on class C. Otherwise, references to all macroservers regardless of the underlying
class are in the value range.
In terms of implementation, a macroserver value is a reference to the home (Section 5.1) of the desig-
nated macroserver. Macroserver types are directly supported by the global addressing scheme of the
PIM array hardware, in particular the in-memory address translation facilities [10, 46].
 The future type
Values of the future type are references to threads. A future value is generated whenever a new thread
is spawned; at that time, it can be bound to a future variable. Once this is done, the future variable
can be used to access that thread for status inquiries and thread management. Furthermore, future
variables support an elegant synchronization syntax, which can be eÆciently implemented in PIM
arrays (see Sections 6 and 7).
Futures are based on Multilisp [26]; see also [11].
 The condition type
Condition variables are used for handling synchronization conditions in the context of a monitor-based
mechanism. They are discussed in Section 7.
4.2 Method Declarations
A method is a procedure for operating on data within a macroserver. It is dened within the context of a
macroserver class. A method can be called from within the macroserver or, through the external interface,
by other macroservers.
The set of methods specied in a macroserver class collectively determines the behavior of macroservers
created from that class. Methods can either be built-in { without being explicitly declared {, or user-dened.
They are characterized by the following components and attributes:
1. The method name, a unique identication of the method within the name space of the macroserver
class.
2. The type of the value, if any, yielded by an activation of the method.
3. A set of formal method parameters. All method parameters are input parameters subject to copy-in
semantics.
4. A declaration of private variables. For private variables, a separate instance is created in every
thread resulting from an activation of the method. We propose mechanisms for a value transfer from
macroserver variables to private variables of a thread similar to those in OpenMP [47] and in [16].
5. The method code: a block of code that is executed when the method is activated as a thread.
Attributes that are used to characterize the properties of a method or its execution as a thread include
 the access attribute, which species if the method is only accessible from inside the macroserver (a
private method), or also from the outside (a public method).
 the atomic attribute. This attribute species that the method code is executed under mutual exclusion.
For a more precise specication, see Section 7.
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 the pure attribute, specifying that the execution of the method has no side eects [18].
 the purest attribute[14], designating a method that is pure and, furthermore, does not require access
to nonlocal entities during its execution.
 the non-preemptive attribute, specifying that the execution of the method, once initiated, must proceed
to the end without interruption.
The types of the method value, its formal parameters, and the private variables are not restricted in the
model; they include reference types as well as the additional types introduced in Section 4.1. Furthermore,
these entities may be distributed or aligned in the same way as the variables of a macroserver.
The encapsulation of data and code provided by method denitions makes the method boundary an
appropriate interface for dealing with dierent programming paradigms and languages. For example, a
method may be
 a sequential procedure dealing with local data in a specic memory unit,
 a driver for a heterogeneous parallel application such as a multidisciplinary optimization,
 a schedulng routine controlling the accesses of a set of threads to a large shared data structure (for
example, in a readers/writers problem),
 a data parallel Single-Program-Multiple-Data (SPMD) application such as a sparse matrix-vector prod-
uct, which explicitly manages the communication between its constitutent threads, or
 an SPMD data parallel program in HPF style.
Moreover, the model is general enough to also allow the specication of very ne-grain methods such as
those to be executed in the high performance processors of the HTMT architecture (see Section 9.4). The
non-preemptive attribute has been introduced to deal with such methods.
In a concrete system specication using the macroserver model it may be useful to classify methods
according to their code and execution complexity, and provide a corresponding range of scheduling strategies.
While our model does not make any specic assumptions in this context, it provides the mechanisms for
dening and managing such a classication.
Example 1 Figure 1 describes a macroserver class, buer template, which is parameterized with an integer
size. The class contains declarations for a data array fo { the buer data structure, a number of related
auxiliary variables, and two condition variables. Two atomic methods { put and get { are dened. This
example will be extended to show the creation of a macroserver (Fig. 2), and later completed to provide a
full specication of a producer/consumer problem (Section 7.4).2
4.3 Acquaintances and Visibility
The PIM array supports a global addressing scheme. As a consequence, intructions executed in an ASAP
have, in principle, access to the whole name space of the application. Our model provides features that allow
to restrict this freedom for software engineering as well as security purposes. The mechanisms to achieve
this include encapsulation and the acquaintance relation.
First, the model enforces encapsulation in the conventional way: a thread executing in a macroserver has
direct access only to the variables declared in the associated class and the private variables and arguments of
the executed method. Variables declared in other macroservers can only be accessed via associated methods.
Furthermore, methods declared in a macroserver class can be specied as private, excluding any reference
to them from outside the macroserver.
Secondly, we use a generalized semantics of acquaintances, a concept originally introduced for actors
[1], for controlling accesses to external entities. Acquaintances dene the interface of a macroserver to the
outside world by specifying a relation in the Cartesian product of (1) the set of methods/threads of the
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MACROSERVER CLASS buer template(size) ! declaration of the macroserver class buer template
INTEGER :: size ! declaration of the class parameter size
! declarations of the class variables:
REAL :: fo(0:size-1)
INTEGER :: count = 0
INTEGER :: px=0, cx=0
CONDITION :: c empty, c full
  
CONTAINS ! Method declarations:
ATOMIC METHOD put(x) ! put a data item into the buer
REAL :: x
...
END put
ATOMIC REAL METHOD get() ! get a data item from the buer
...
END get
  
END MACROSERVER CLASS buer template
Figure 1: Skeleton of a macroserver class
macroserver, (2) access rights, and (3) the set of all existing external entities.
We are now in a position to describe which entities are visible during the execution of a thread in a
macroserver:
 variables and methods declared in the associated macroserver class,
 formal parameters, private variables, and statement labels of the thread, and
 external entities { all macroserver classes, macroservers, and associated methods { as determined by
the acquaintance relation.
4.4 Creation of a Macroserver
The create statement generates and initializes a new macroserver based on a given macroserver class, and
returns a reference which may be assigned to a macroserver variable. As a part of the create statement, a
constraint regarding the location and/or size of the PIM memory region allocated to the macroserver can be
specied.
4.4.1 Regions
LetM denote the total PIM memory accessible to the application at a given time. M is a non-empty set of
virtual memory units; for our purposes, M can be considered invariant
2
.
A region is a non-empty subset ofM. A region constraint species a set of constraints overM. Examples
for such constraints include:
 an explicit specication of a region, R, as a subset of M.
For example: R:= M(p
1
: q
1
; p
2
: q
2
), if we assume that the elements of M are arranged in a two-
dimensional grid.
2
Note that as a result of memory failures, the mapping ofM to the physical PIM memory may change without aectingM.
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 an identity alignment, specifying a region already allocated to a macroserver or a variable.
For example, R:= reg(S), where S is a macroserver and reg(S) is the associated region.
 a more complex alignment; for example a neighborhood relation with respect to the region associated
with one or more macroservers.
 a size specication, indicating the number of memory units required for a region.
While the rst two examples yield a unique region for the specied constraint (if dened at all), the third
and fourth examples may have zero or more solutions.
4.4.2 The Create Statement
We write the create statement in the form
3
CREATE (C; a
1
; : : : ; a
n
; cstr; sv)
where,
 C is a macroserver class with formal parameters x
1
; : : : ; x
n
(n  0),
 a
1
; : : : ; a
n
are argument expressions conforming to the respective formal parameters,
 cstr is a region constraint with at least one solution, as discussed in Section 4.4.1, and
 sv is a status variable which is used to return status information regarding the success and eect of
the execution of the create statement.
The execution of the statement creates a new macroserver, S, as follows:
1. Solve cstr and select a region, R, from the set of solutions of cstr.
2. Dene R as the region of S: reg(S) := R.
3. Dene the home of S, h(S), by selecting a distinguished location in reg(S).
4. Evaluate the arguments a
1
; : : : ; a
n
, yielding a
0
1
; : : : ; a
0
n
.
5. Allocate space in R for
 the formal parameters x
1
; : : : ; x
n
,
 the variables declared (implicitly or explicitly) in C,
 a heap and additional storage areas required in S.
Note that the above allocation may depend on the argument values.
6. Assign the argument values, a
0
i
, to the corresponding formal parameters, x
i
; 1  i  n.
7. Initialize variables as necessary.
8. The value yielded by the execution of the create statement is a reference to S, pointing to h(S).
Information about the eect of the create statement can be recorded in the status variable, sv. If an
error occurs during any of the above steps, the execution of the create statement aborts, yielding the value
undened.
In certain contexts it may be necessary to create not just one macroserver at a time but a structured,
parameterized set of similar objects. Special constructs for this have been dened for actor languages [49].
Example 2 We continue the example of Figure 1 by adding the declaration of a macroserver variable and
creating an instance of the macroserver class buer type. See Fig. 2. 2
3
Except for the rst these components are optional as discussed in the text. We ignore this in the semi-formal syntax
described here to simplify the presentation, but use it in examples. This approach will also be taken for other syntactic
constructs in the rest of the paper.
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MACROSERVER CLASS buer template(size)
INTEGER :: size
REAL :: fo(0:size-1)
INTEGER :: count = 0
INTEGER :: px=0, cx=0
CONDITION :: c empty, c full
  
CONTAINS
ATOMIC METHOD put(x)
REAL :: x
...
END
ATOMIC REAL METHOD get()
...
END
  
END MACROSERVER CLASS buer template
! Main program:
INTEGER buersize, status
MACROSERVER (buer template) my buer ! declaration of the macroserver variable my buer
READ (buersize)
my buer= CREATE (buer template, buersize, M(p
1
: q
1
; p
2
: q
2
), status) ! This creates a macroserver
! which is an instance of class buer template, in a rectangular memory area. The new macroserver
! is parameterized with the value of buersize; a reference to it is assigned to my buer.
  
CALL my buer%put(...) ! Synchronous call of the method put in the macroserver associated with my buer
  
Figure 2: Creation of a macroserver
13
4.5 Macroserver Management
The model currently provides two commands for the management of macroservers. We discuss migration
and destruction below; additional commands may be introduced to deal with persistency, allowing the saving
and retrieval of macroservers in long-term storage [15].
4.5.1 Migration
An existing macroserver may be migrated in the virtual memory space:
MIGRATE (mv, cstr, sv)
where mv is a macroserver variable referring to a macroserver S, cstr is a region constraint with at least one
solution (Section 4.4.1), and sv is a status variable. The execution of the migrate statement results in the
transfer of the representation of S to a new region of the virtual memory space, as determined by cstr. This
requires an update of all links involving the macroserver.
4.5.2 Destruction
A macroserver can be deleted by applying a destroy statement:
DESTROY (mv, sv)
where mv, S, and sv have the same meaning as above. The execution of the destroy statement results in the
termination of all active threads of S and the release of all resources occupied by it.
5 Macroservers
This section provides an overview of the components and attributes characterizing a macroserver at runtime,
with a special focus on data distribution and alignment. Whenever we talk about a macroserver, there is
an implicit understanding that we discuss its properties at a given point in time. Many components { for
example, the set of allocated variables, their distributions, and the set of threads operating in the macroserver
{ may change over time.
Denition 1 A macroserver, S, is a tuple
S = (C; reg; h;V ;M;A; T )
where,
1. C is the underlying class,
2. reg denotes the region allocated to the macroserver,
3. h is the home,
4. V is the variable specication,
5. M is the set of methods,
6. A is the acquaintance relation, and
7. T is the set of threads. 2
Given S as above, we explain below the meaning of some components based on the discussion in Section
4. Threads will be discussed in Sections 6 and 7.
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5.1 Memory Region and Home
At the time of its creation, a region, reg, of the virtual address space is allocated for a macroserver; the
home, h, is a distinguished location in reg (see Section 4.4).
At the home, key information about the macroserver is stored, together with code for its management.
This information is sometimes referred to as \metadata"; it contains all information required to fully access
the representation of the macroserver in the memory.
The PIM array provides direct hardware and software support for this organization: a microserver, at the
node of the home, can be made to represent the key data of the macroserver and the associated management
routines, which can be activated using parcels [46]. If the macroserver contains a distributed data structure,
a corresponding set of distributed microservers has to be set up for the management of the data structure's
components.
5.2 Variable Specication
The variable specication associated with a macroserver is a triple,
V= (V; state; Æ)
where,
 V is a nite set of variables,
 the state of V binds variables to their values, and
 Æ, the distribution of V , species for each variable a mapping to a set of memory units in reg(S).
At the time of macroserver creation, V is generated by instantiating the variable declarations in class
C; at that time, V may be bound to a data structure, and an initial state as well as an initial distribution
may be dened (Section 4.4). During the execution of threads in the macroserver, V as well as its state and
distribution may be modied.
5.3 Data Distribution and Alignment
5.3.1 Basic Concepts
In this section we develop a set of basic abstractions underlying data structures, data distributions, and data
alignments relevant in the context of our discussion. We generalize the approach adopted in Vienna Fortran
[59] and later HPF [31] in the context of data parallel SPMD languages by
1. developing an abstract language-independent framework for data distribution and alignment, targeted
to arbitrary memory regions,
2. generalizing the set of data structures to which distributions can be applied,
3. generalizing the distribution mechanism to include arbitrary mappings, dynamic data structures, and
incremental redistributions, and
4. making distributions rst-class objects.
In combination with a facility for binding threads to data (Section 6.3) our scheme can support data and
work distribution as well as migration for a broad range of parallel processing strategies.
We associate with a data structure a mapping, D : I ! 
, where I is an index domain, and 
 is some
\universal" set of values
4
. The idea here is that we can always decompose a data structure into its \atomic"
components, which designate elementary values such as xed-point or oating-point numbers, logical values,
or pointers, and that each of these components can be 1-1 mapped to a unique \name" in I. For example,
4
For the purpose of discussing distributions we take this limited view, not dealing explicitly with such information as the
topology of the data structure.
15
if D is a simple numerical variable, then we can choose for the index domain the singleton set I = f1g. If
D(1 : n; 1 : m) is a two-dimensional Fortran array, then we dene I = [1 : n] [1 : m]. If D is an n-ary tree
of height m, then each leaf can be uniquely identied by a string i
1
:i
2
: : : :i
k
, where k  m and all i
j
are
integers between 1 and n. In this way, we can represent data structures associated with arbitrary graphs if
we include I as a subset of 
 in order to be able to deal with pointers.
Based upon the notion introduced above we are now in a position to dene a data distribution as a
mapping from the index domain of a data structure to the powerset of a memory region.
Denition 2 Data distribution
Let D denote a data structure, I its index domain, and R a memory region. A data distribution, Æ
D
, for
D is a total function
5
Æ
D
: I! P(R)  fg.
2
Assume i 2 I and Æ
D
(i) = fu
1
; : : : ; u
n
g  R, where n  1. Then the data structure element D(i) is
mapped to each memory unit u
i
; 1  i  n, meaning that each u
i
stores a representation of D(i)
6
. The pair
(D; Æ
D
) is called a distributed data structure.
Denition 2 species mappings of individual indices to subsets of R rather than to single units. The
purpose of this is to be able to deal with replication. However, for practical purposes we will mostly use
replication-free distributions, which are constrained by requiring j Æ
D
(i) j= 1 for all i 2 I. Such data distri-
butions can be considered total functions that map indices to memory units in R: Æ
D
: I! R.
Note that the denition of a data distribution, Æ
D
, depends only on the index domain associated with the
data structure and none of its other properties. This allows us to interpret a distribution as a distribution of
an index domain, Æ
I
, with the further consequence of being able to associate a distribution with more than
one data structure with identical index domains. This has important practical consequences for the internal
representation of distributions and the associated access mechanism to their components. In eect, we treat
distributions Æ
I
as rst-class objects that can be dynamically bound to data structures and variables (see
Section 5.3.3).
Denition 3 Distribution Segment
Assume D, I, and Æ
D
: I ! P(R)   fg are given as above. Further assume u 2 R to be an arbitrary
memory unit. Then the set of indices mapped to u is called the distribution segment, 
D
(u), of u:

D
(u) := fi 2 I j u 2 Æ
D
(i)g
u is called a home for all elements of D whose index is in the distribution segment. 2
We illustrate distributions with a few simple examples.
Example 3 Distribution of a scalar data structure
Assume D is a scalar data structure with index domain I = f1g, specifying one component. Examples for
possible distributions include
 Æ
D
1
, with Æ
D
1
(1) = fug for some u 2 R.
 Æ
D
2
, with Æ
D
2
(1) = R.
In the rst case, the data structure is mapped to exactly one memory unit, u. In the second case, it is totally
replicated, i.e., a copy exists in each memory unit that belongs to R. 2
5
P(X) denotes the powerset of a set X, i.e., the set of all subsets of X.
6
A memory unit is either a single virtual page or a set of pages subject to a physical locality constraint.
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Example 4 Distribution of a Fortran array
Assume D = A(1 : n; 1 : m) is a two-dimensional Fortran array, and R=M(1 : q), where n is a multiple of
q, n = bq. A row block distribution establishes a mapping Æ
D
(i; j) = fM(d
i
q
e)g for all i; 1  i  n, and all
j; 1  j  m. This distribution maps contiguous blocks of b rows to subsequent memory units; it corresponds
to a standard distribution that can be easily expressed in data parallel languages. 2
Example 5 Distribution of a tree structure
Assume D is a small binary tree with index domain I = f1; 1:1; 1:2; 1:2:1; 1:2:2g, and R= fu
1
; u
2
; u
3
g. A
possible distribution, Æ
D
, could be dened as Æ
D
1
(1) = Æ
D
1
(1:1) = fu
1
g, Æ
D
1
(1:2) = Æ
D
1
(1:2:1) = fu
2
g, and
Æ
D
1
(1:2:2) = fu
3
g.
Such a distribution cannot be expressed directly by the current data parallel languages. 2
As we will see later (Section A.3), the mechanism introduced here is general enough to also deal with
sparse data structures.
5.3.2 Distribution Functions and Libraries
Existing data parallel languages [59, 19, 31, 14] propose a range of distribution functions that are expected
to be also useful in the context of macroservers. These standard distributions include block, general block and
cyclic as well as indirect distributions which allow arbitrary, replication-free array mappings for the support
of irregular algorithms.
Our concept of a data distribution is more general because of the generality of the underlying data
structures and the mapping to arbitrary memory regions rather than only rectilinear processor structures.
Furthermore, we expect new classes of distributions, such as random distributions, to become relevant for
PIM arrays.
For practical purposes, we assume that a set of basic distributions will be complemented by a library of
special distribution functions tied to classes of data structures such as n-ary trees, forests, particular graph
structures, and various categories of sparse matrix representations.
5.3.3 Distribution Management
We now establish a link to the discussion of Section 5.2. At the time a variable is used in a computation,
it will be bound to a data structure. If, in a language, this binding is etablished just once and remains
invariant therafter, we speak of a xed-structure variable. For example, all Fortran 95 variables that are
not allocatable and do not involve pointers are of that type. For such variables, the index domain of the
associated data structure can actually be specied in the declaration of the variable.
A variable which can be bound to dierent data structures during execution is called a variant-structure
variable. Lisp, C++, and the full Fortran 95 language oer variables of that kind.
If we speak of the \distribution of a variable" in the following, we always mean the distribution of the
data structure to which the variable is currently bound. This is independent of whether or not the variable
is variant-structure; however, for a xed-structure variable an (initial) distribution can be specied in its
declaration if the distribution is statically known. As mentioned before, distributions are rst-class objects;
during execution, a given variable { even if it is xed-structure { may be redistributed, i.e., the data structure
to which it is bound may be dynamically associated with a new distribution. An important special case of
redistribution that is not dealt with in current data parallel languages is incremental redistribution, which
changes the distribution of a data structure only within a given (small) area of the index domain. Explicit
optimization targeting this case in a compiler and runtime system can result in a signicant improvement of
redistribution eÆciency. The incremental modication of a data structure and its binding to a distribution
which results from an incremental change of the original distribution can be also seen in this context.
The actual details of the allocation of a data structure in a PIM memory region depend on the distribu-
tion, the types of the data structure's components, and other, implementation-dependent parameters (such
as the specic choice of representation for a sparse matrix).
The following section outlines a number of functions and commands that deal with data distributions.
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5.3.4 The Distribute Statement
The distribute statement is written as
DISTRIBUTE (v; dv; sv)
where,
 v 2 V is a variable bound to a data structure D with index domain I,
 dv is a distribution variable whose value is a data distribution Æ based on the index domain I, and
 sv is a status variable.
The eect of an execution of the distribute statement is the establishment of a binding between D and
Æ, resulting in a distributed data structure (D; Æ).
The distribute statement can be applied in two dierent contexts:
1. The distribute statement is tied to the allocation of the data structure, i.e., the generation of D and
its distributed allocation according to Æ are performed hand in hand.
2. At the time the distribute statement is executed, D is already distributed according to some distri-
bution Æ
0
: (D; Æ
0
). In this case, the distributed data structure (D; Æ
0
) is transformed into the new
distributed data structure (D; Æ). We speak in this case of a redistribution of D.
A variant of the above statement performs an incremental redistribution. This is written as
INC REDISTRIBUTE (v; dv; sv)
where, v and sv have the same meaning as above, but the value of dv is a distribution, Æ
inc
, based on an
index domain I
inc
 I. Here, only case 2 from above applies, i.e., at the time the incremental redistribution
is performed, D must already exist as a distributed data structure (D; Æ
0
). The eect of the incremental
redistribution is a distributed data structure (D; Æ), where Æ(i) = Æ
inc
(i) for all i 2 I
inc
and Æ(i) = Æ
0
(i) for
all other i 2 I.
Incremental redistribution can play an important role in improving the eÆciency of redistribution, if only
a small number of indices is aected.
5.3.5 Distribution Inquiries
Distribution inquiries are pure functions which are applied to a distribution variable or a distributed data
structure and yield selected properties of the distribution. For example, properties that may characterize
the distribution, Æ
A
, of a two-dimensional array A(N;M) include the number of distributed dimensions, the
memory region involved in the mapping, and the sizes or topologies of the distribution segments associated
with specic memory units.
Of special importance are functions that allow a thread to identify and access those parts of a data
structure that are local to the memory unit in which the thread is executing. More specically, a thread
operating in unit u on a data structure D must be able to identify the local distribution segment, 
D
(u), of
u, and access it via appropriate syntactic mechanisms.
5.3.6 Alignment
If (D
1
; Æ
D
1
) and (D
2
; Æ
D
2
) are distributed data structures processed in a common context, then Æ
D
1
, Æ
D
2
and
their relationship determine the degree of parallelism and locality in the algorithm. As a simple example,
if D
1
and D
2
are matrices with the same index domain whose sum has to be computed and assigned to a
third matrix, then distributing all three matrices identically results in completely local operations executed
in parallel in all memory units involved in the distribution.
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In general, we say that two distributed data structures are aligned if, during a phase of the execution, an
alignment relationship, as described below, is established between their distributions. We distinguish two
types of alignment, ne-grain and coarse-grain. Fine-grain alignment enforces the mapping of two dierent
data structures to the same set of virtual memory units. This is formally dened below.
In contrast, coarse-grain alignment establishes a physical locality constraint for two or more (possibly
disjoint) regions associated with a set of data structures. The details of this feature are not further discussed
here.
Denition 4 Fine-grain alignment
Let D
1
; D
2
denote data structures with respective index domains I
1
and I
2
.
1. A total mapping
 : I
1
! P(I
2
)  fg
is called a ne-grain alignment for the target data structure D
1
with respect to the source data
structure D
2
.
2. Given  and a distribution Æ
D
2
for the source data structure, then the aligned distribution, Æ
D
1
, for
the target data structure is determined as follows. For each i 2 I
1
Æ
D
1
(i) :=
S
j2(i)
Æ
D
2
(j)
2
In other words, the distribution for D
1
is constructed by mapping each element D
1
(i) to each memory
unit to which any D
2
(j) is mapped in Æ
D
2
, where j ranges over all values in the non-empty set (i).
While alignments per se are highly important in the context of macroservers, their generality is far less
important than in a language such as HPF which used sophisticated alignments to partially oset the weak-
ness of the distribution concept oered by the rst version of the language. Since general alignment functions
are very diÆcult to implement eÆciently [8], we focus on identity alignment for isomorphic data structures
as well as collapsing, replicating, or permutating substructures such as array dimensions or subtrees.
5.3.7 The Align Statement
We write the align statement in the form
ALIGN (v
1
; v
2
; av; sv)
where,
 v
1
; v
2
2 V are variables bound to data structures D
1
with index domain I
1
, and D
2
with index domain
I
2
.
 av is an alignment variable whose value is a ne-grain alignment  establishing a mapping from I
1
to
the powerset of I
2
(Def.4).
 sv is a status variable.
At the time the align statement is executed, D
2
must exist as a distributed data structure (D
2
; Æ
2
). The
eect of its execution is the establishment of a distributed data structure (D
1
; Æ
1
), according to the rules set
forth in Def. 4, Part 2.
As in the case of the distribute statement, the align statement may be either tied to an allocation of the
data structure D
1
, or it may have the eect of a redistribution, if D
1
already exists as a distributed data
structure.
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5.4 Methods
At the time of its creation, the \behavior" of a macroserver is dened by the set of built-in methods and the
user-dened methods introduced in the class declaration (Section 4). During its lifetime, this initial behavior
may be modied. A particularly interesting case which is directly supported by the PIM hardware [46] is
that of transient methods: they are imported into a macroserver as a part of an activation. More specically,
in this case, the activation carries a special argument which contains either the code of the method to be
activated or a pointer to such a method { rather than referring to a built-in or user-dened method of the
macroserver class.
Method names are required to be unique in the namespace of a macroserver class. However, the same
method name may be used in dierent macroserver classes; moreover, it is necessary to distinguish between
activations of the same method in dierent macroservers based on the same class. We can avoid ambiguity
by qualifying the method name with the identication of a macroserver: the pair mid = (S;m), where S is
a macroserver and m a method name, provides a system-wide unique method identication.
6 Threads
A complex application may display parallelism at many levels of abstraction within a dynamic hierarchy of
activities. For example, a multidisciplinary optimization for the design of an aircraft [44] will have a coarse-
grain layer of heterogeneous task parallelism, combining modules for structural computation, aerodynamics,
analysis, and optimization with respect to some objective cost function. Within a module, large-scale linear
equation systems may have to be solved, leading to module-internal levels of data parallelism. At still lower
levels, the ne-grain parallelism of vector operations or scalar expressions may be exploited.
A PIM array, as the target architecture considered in this work, oers many levels of parallelism ranging
from the inter-node parallelism at the top level all the way to the parallel processing of wide words in an
individual ASAP. In order to allow an eÆcient mapping from application to target parallelism, the execution
model must provide support for method denitions across a broad range of complexity and for the control
of the distribution of data across the PIM memory, as discussed previously. Furthermore, there must be a
exible mechanism for spawning threads at dierent levels of abstraction, and binding their locus of execu-
tion to the home of data.
A thread is an autonomous dynamic entity, coming into existence as a result of the spawning of a method
in a macroserver. For any given macroserver, S, T (S) species the set of threads operating in S at a given
point in time (Section 5). All threads in T (S) are considered peers, having the same rights and sharing
all resources allocated to the macroserver. Dierent threads { within one or dierent macroservers { may
execute asynchronously in parallel unless subject to synchronization constraints (see Section 7).
A thread ends its existence when the associated method execution nishes or when it is explicitly ter-
minated { by an action of its own or of another thread. Termination may be regular or irregular. At the
time of (regular) termination, a thread yields a value if the method it is executing is declared with a type
specication.
At the time of thread creation, a future variable may be bound to a thread. This variable can be used
to make inquiries about the status of the thread, retrieve its attributes, synchronize the thread with other
threads, and access its value after termination. A thread which is not accessible via futures is called detached.
In contrast to UNIX processes, threads are lightweight, living in macroserver, i.e., user space. Depending
on the actual method a thread is executing, it may be ultra lightweight, carrying its context entirely in
registers. On the other hand, a thread may be a signicant computation, such as a sparse matrix vector
multiply, with many levels of parallel subthreads.
The following subsections make our concept of a thread more precise by dening an abstract thread
specication, proposing a set of pure thread functions, introducing thread groups, and outlining mechanisms
for the spawning and terminating of threads. Finally, we outline work distributions and communication
schedules, both of which are dealt with as rst-class objects in our model.
20
Note that the features described in this section are only intended to provide a framework and a guideline
for a full specication in the context of an actual system implementation. Among the issues that are
left deliberately open are high level parallel language constructs (for example, variants of parallel loops
and parallel regions), the details of thread group management, and the interface with data parallel SPMD
computations. Also, any real system implementing macroservers will conceivably impose a hierarchical
scheme on threads by dierentiating them according to the complexity of their methods, the size of their
specication, attributes such as non-preemptive or atomic, and expected runtimes.
6.1 Thread Specication
An abstract thread specication, as described below, contains the components and attributes that characterize
the execution behavior of a thread and the relationship to its environment. Not all of this representation
need to be stored in the macroserver memory; for example, the whole specication of ultra-lightweight
threads may be kept in machine registers. We assume that each thread in the system is assigned a unique
identication.
Denition 5 Thread Specication
A thread specication is a tuple
t = (mid; h; f; a; status; result;V
t
)
where,
1. mid is the unique identication of the method which t is executing
2. h, the home of the thread, is the memory unit in which the thread is to be executed.
3. f is a future variable bound to the thread.
4. a, the input vector, contains the argument values.
5. status species attributes and actual status information for t.
6. result is the container for the result value of the thread (if any).
7. V
t
is the specication of the private variables of t.
The components f , a, and result are optional. 2
Here and in the following, the \memory unit in which a thread is executing" is to be understood as the
memory unit in which its arguments and private data are kept. Nothing is said about the allocation of the
associated method code.
6.1.1 Thread Status
The status of a thread t at a given point in time provides information about its attributes, the state of its
progress, its scheduling priority, potential detachment, and the existence of a blocking or error condition.
More specically, it includes the following components:
 thread attributes: the atomic and non-preemptive attributes as specied in the method declaration
(Section 4.2).
 completion status: The completion status is pending, if the execution of t has not yet terminated,
otherwise completed.
 blocking status: The blocking status is blocked if the thread is waiting for a synchronization condition
(Section 7.2), the termination of one or more threads (Section 7.3.1), or the release of a mutual exclusion
lock; else active.
 error status: The error status is set if an error condition occurs during its execution.
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 scheduling status: The scheduling status species, in an implementation-specic way, the priority of a
thread and other information relevant for its scheduling.
 detachment status is true i the thread is detached, i.e., it cannot be externally controlled via a future
variable.
At the time a thread is created, the components of the status are set as follows: the atomic and non-preemptive
attributes are set as dened in the method declaration; completion status:=pending, blocking status:= false ,
and error status:= false . The scheduling status is initialized in an implementation-dependent way, and the
initial detachment status is determined by the spawn statement initiating the thread.
6.1.2 Private Variables
A method may specify a set of private variables. Whenever a thread is generated by activating the method, a
thread-specic instance of these variables is generated. A language may specify mechanisms for transferring
the value of a macroserver variable to a conforming private variable at the time of thread spawning [47].
The instruction count, the stack, synchronization queues (Section 7) and other auxiliary data structures
of a thread are considered implicitly declared private variables.
6.2 Pure Thread Functions
In this section we provide a collection of pure functions dealing with threads. A call to one of these functions
can never result in the blocking of the executing thread.
Let f; f
0
denote future expressions whose values respectively reference threads t, t'.
 completed (f): predicate that is satised i the completion status of t has the value completed
 blocked (f): predicate that is satised i the blocking status of t has the value blocked.
 error (f): predicate that is satised i the error status of t is true .
 detached (f): predicate that is satised i the detachment status of t is true .
 non-preemptive (f): predicate that is satised i t is declared a non-preemptive thread.
 priority (f): integer function yielding the priority of thread t.
 equal (f, f'): predicate that is satised i the threads t and t' are identical.
 who am I (): future function yielding a reference to the executing thread.
6.3 Spawning of Threads
We write a spawn statement in the form
[f =] SPAWN (S;m; arg
1
; : : : ; arg
n
; status input ; h)
where,
 f is a future variable,
 S is a macroserver in which the new thread is to be executed,
 m is a method identication: it can either specify a method declared in S, or a transient method (see
Section 4.2),
 arg
1
; : : : ; arg
n
is the list of arguments for the method execution,
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 status input provides optional information regarding the status of the thread to be generated, such as
priority, and
 h is the home of the thread.
Assume the above statement is executed in a thread t'. Then the following steps are performed:
1. Generate a new thread, t = ((S;m); h; f; a; t status; result;V
t
), and determine a unique identication
for t.
2. Initialize t status as specied by status input and in Section 6.1.1. The detachment status of the thread
is true i a future variable is not specied
7
.
3. Compute the values of the arguments, arg
i
, and assign them to the corresponding elements of the
argument vector, a.
4. Create an instantiation of the private variables specied in m and identify this instance with V
t
.
5. Add t to the thread set, T , of S.
6. Start with the execution of method m. The spawning thread, t', proceeds asynchronously in parallel.
6.4 Termination of Threads
We write the terminate statement in the form
TERMINATE (f)
where f is a future variable. The eect of the terminate statement is to end the execution of the thread
designated by f and release the resources occupied by the thread. The thread status and its value, if any,
are retained as long as there is a future variable referencing the thread.
More specically, let t = (mid; h; f; a; status; result;V
t
) denote the thread to be terminated. The fol-
lowing actions take place.
1. The execution of t is discontinued.
2. The status of the thread is updated.
3. The result value, if any, of the thread is stored in result (if the thread ends in an error status, this
value may not be well-dened).
4. The resources allocated to t are released.
5. t is deleted from the thread set, T , of the associated macroserver.
6. If f occurs in future expressions associated with one or more blocked threads, these expressions are
re-evaluated, and, if they yield true , all associated threads are released (see Section 7.3.1). If f occurs
as a term in a \regular" expression of the language, then f is replaced in that expression by result.
As long as there exists a future variable referring to t, a residual representation of t is retained, allowing
synchronization and access to its status components.
7
The model may provide a command to change a detachment status from false to true during runtime, but not vice versa
[45].
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6.5 Thread Groups
Until now our discussion focused on individual threads and their creation and management. In many
situations, a parallel algorithm can be simplied if the execution model provides support for dealing with
a set of threads, abstracting from details of the individual threads. Examples include a heterogeneous set
of modules cooperating in a multidisciplinary optimization, searches in a tree data structure, or relaxation
algorithms where a stencil operation is applied independently to each element (or submatrix) of a matrix.
A system supporting such thread groups must provide features for dynamically dening the membership of
a group, associating it with a name and establishing a scope for collective group operations. Such operations
may include (1) spawning, (2) termination, (3) pure thread functions such as completed or error , (4)
broadcast and multicast, (5) reduction and prex operations, and (6) synchronization.
A particularly important special case is represented by the Single-Program-Multiple-Data (SPMD) data
parallel paradigm, where a set of threads, all executing the same method in a \loosely synchronous" manner,
are applied to disjoint segments of distributed data structures. This paradigm, which has proven to be
highly important for programming distributed-memory multiprocessing systems (DMMPs) is also relevant
for a signicant set of applications for a PIM array. Note that the level of abstraction at which the SPMD
paradigm is actually used is an orthogonal issue. This may include including low-level MPI and PVM based
approaches as well as the higher-level HPF paradigm. Our model is open for any of these programming
approaches, providing essential support via its data and work distribution capabilities.
We do not pursue the general discussion of thread groups any further here. Also, we do not propose a
syntax for high-level language features supporting thread groups such as the independent loops of HPF [31]
or the parallel region and work distribution concepts of OpenMP [47]. However, we will use thread groups in
some examples; a syntax for collective parallel spawn and termination is presented in the subsections below.
6.5.1 Spawning a Set of Threads
We use a variant of the Fortran 95 forall statement to indicate the parallel creation of a set of threads all
executing the same method. We illustrate this facility with a slightly simplied code fragment from Fig. 3:
FORALL THREADS (I=1:100, J=1:100, ON HOME (A(I,J)))
F(I,J)=SPAWN (intra block transpose,I,J)
This statement has the following eect:
 10000 threads, say t(I; J); 1  I; J  100, are created in parallel.
 Each thread t(I; J) activates method intra block transpose with arguments I and J .
 For each I and J , thread t(I; J) is executed in the ASAP which is the home of array element A(I; J).
 For each I and J , the future variable F (I; J) is assigned a reference to t(I; J).
6.5.2 Terminating a Set of Threads
A syntactic variant, similar to the one described for the spawning of threads, allows the termination of a set
of threads:
FORALL THREADS (I = ..., J= ...) TERMINATE (F(I,J))
6.6 Work Distributions and Communication Schedules
Many important applications for PIM array architectures use dynamic data structures whose size and distri-
bution is not known until execution time, resulting in the need to dynamically balance the work performed
in the computation depending on input data or intermediate results. Examples for such applications include
particle-in-cell codes, adaptive nite-element computations, or sweeps over unstructured grids.
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Such applications must cope with dynamic bindings of important parameters that may deeply aect
their performance: data distributions and alignments, the number of threads spawned for the execution
of a particular method, the mapping of threads to their homes, and the communication required for the
execution of a particular program region such as a method or a parallel loop. As a consequence, our model
must provide a exible scheme for the dynamic management of such parameters in an adaptive environment.
An important component for satisfying this requirement is provided by the facilities for data distribution
and alignment (Section 5.3). In this section, we develop a formal framework for the mapping of threads to
memory units, which generalizes the features already introduced in the discussion of thread spawning above.
6.6.1 Work Distributions
We introduce work distributions as mappings from a set of threads to a memory region:
Denition 6 Work Distribution
Let T denote a set of threads, and R a region of virtual memory.
A work distribution for T is a total mapping !
T
: T ! R: For each t 2 T, !
T
(t) species the memory
unit in which thread t is to be executed. 2
The spawn commands discussed in Sections 6.3 and 6.5.1 provide a means for establishing a specic work
distribution for the involved threads. Since we treat work distributions as rst-class objects, the home of a
thread occurring in these constructs can actually be replaced by a work distribution variable whose value
species the home. Threads can be migrated by dynamically associating them with a new home.
Most often, work distributions are not specied directly but rather via an alignment of a thread set with
a data distribution.
Let T denote a set of threads, and (D; Æ) a replication-free distributed data structure with domain I
and range R. A work alignment for T is a total mapping,  : T ! I. Given such a mapping, a work
distribution, !
T
, is determined by
!
T
(t) = Æ((t)) for all t 2 T
Languages such as HPF [31] or OpenMP [47] use high-level constructs such as on-clauses and \iteration
chunks" for associating processors with the threads tied to a parallel loop construct. Such constructs can be
easily mapped to our work distributions, which provide a more general facility for allocating work.
6.6.2 Schedules
We introduce schedules to provide a concise specication of the gather or scatter communication required
to deal with a data structure in a certain section of code. More specically, assume B to be a block of code,
and t, with home h, a thread executing B. For example, B could be a parallel loop and t a thread executing
one iteration of that loop. Further assume that there exists no interference between t and any other thread
while t is executing B.
Given this situation, the execution of t in memory unit h may encounter a number of non-local read or
write accesses. Then, due to the absence of dependences, the semantics of the execution is not modied if
all communication for non-local reads is performed immediately before, and all communication for non-local
writes is performed immediately after B. Under the assumption that the collective communication for a
large number of data items may be more eÆcient than separate communications for the individual items,
the program transformation described above yields an improved program. This is the background for the
introduction of schedules, which essentially dene the collective gather or scatter communication respectively
required at the beginning or end of a code section for a given distributed data structure [52, 51, 7].
Denition 7 Schedule function
Assume R is a memory region (Section 4.4.1), and I is an index domain.
A schedule function is a total function  : R! P(I). 2
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Assume that h 2 R is the home of a thread t, and (h) = fi
1
; : : : ; i
n
g, where n  1. This can be used to
express the fact that the execution of t in h accesses a set of non-local objects whose indices are given by
i
1
; : : : ; i
n
. This observation leads us to the denition of a data structure schedule.
Denition 8 Data structure schedule
Assume (D; Æ) is a distributed data structure with index domain I, R range(Æ) is a memory region, and
 : R! P(I) is a schedule function. Further assume that for each u 2 R; (u) \ 
D
(u) = .
The quadruple (D; Æ; ; d) is called a data structure schedule for D, where d 2 fR;Wg species a
direction: read (\R"), or write) (\W"). If d=\R", then the schedule is called a read or gather schedule,
otherwise a write or scatter schedule. 2
A schedule (D; Æ; ; d) can describe the non-local accesses made in a thread to elements of D in a given
section of code, and thus can be directly used to fully specify the required communication.
6.7 Synchronous Method Activations
Synchronous method activations are initiated by call statements. They behave like (local or remote) proce-
dure calls: the caller is blocked until execution terminates. Such activations do not have an identication
accessible to the user, thus they cannot be managed or subject to synchronization in the way of asynchronous
threads.
Example 6 This example provides a simple solution for a matrix transposition (Fig. 3). The matrix,
A(N;N), is dynamically allocated in the PIM memory, depending on a runtime-determined size specication,
and distributed by block in both dimensions. The blocksize is chosen in such a way that each block ts
completely into one ASAP (8 by 8 elements). Here we make the simplifying assumption that 8 divides the
number of elements in each dimension of the matrix. Each block can be uniquely identied by a pair of
indices (II; JJ), where II and JJ range from 1 to N=8.
The algorithm consists of two steps [40]: In Step 1, whole blocks are moved to their transposed location,
without changing the order of their elements. Note that blocks in the main diagonal need not be moved in
this step. The subsequent Step 2, applied to each individual block, transposes the elements inside this block.
The specic choice of the blocksize makes it possible to perform the intra-block transpose in a highly eÆcient
way within one ASAP. The keyword ASAP in the corresponding method denition provides a corresponding
hint to the compiler.
The algorithm spawns a separate thread, t(II; JJ), for each block (II; JJ). The threads t(II; JJ) with
II  JJ are spawned at the beginning. (1) If II < JJ , then t(II; JJ) exchanges blocks (II; JJ) and (JJ; II),
and subsequently spawns the thread t(JJ; II). It then proceeds to perform Step 2, its local transpose. (2) If
II  JJ , then t(II; JJ) can immediately proceed to Step 2.
A further remark is necessary here. We have modeled the transpose at a low level of abstraction to
illustrate some of the features provided by our model in an easy-to-understand environment. A suÆciently
sophisticated compiler/runtime system could conceivably produce the same code automatically, based on the
single Fortran 95 statement FORALL (I=1:N,J=1:N) A(I,J)=A(J,I). 2
7 Synchronization
The threads of a macroserver execute asynchronously in parallel, sharing access to all its resources. Moreover,
they may access other macroservers indirectly via method activations, subject to the constraints specied
in the acquaintance relation. In certain situations, threads must be synchronized in order to preserve the
integrity of data and maintain inherent resource invariants.
Our model provides conventional support for mutual exclusion and condition synchronization via atomic
methods and condition variables [5]. Mutual exclusion, discussed in Section 7.1, guarantees atomic access
of threads to a given resource, leaving the order in which simultaneously arriving threads are serviced
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PROGRAM MATRIX TRANSPOSE
MACROSERVER CLASS t class
INTEGER :: N
FUTURE, ALLOCATABLE :: F(,)
REAL, ALLOCATABLE, DISTRIBUTE (BLOCK (8),BLOCK (8)) :: A(,)
CONTAINS
METHOD initialize()
READ (N)
ALLOCATE (A(N,N),F(N/8,N/8))
END initialize
METHOD block exchange(II,JJ)
! exchanges block (II,JJ) with block (JJ,II)
END block exchange
ASAP METHOD intra block transpose(II,JJ)
INTEGER :: II,JJ
INTEGER :: I, J
FORALL (I=II:II+7,J=JJ:JJ+7) A(I,J) = A(J,I)
END intra block transpose
METHOD transpose(II,JJ)
INTEGER :: II,JJ
IF II < JJ
THEN block exchange(II,JJ)
F(JJ,II)=SPAWN (my transpose%transpose,JJ,II, ON HOME (A(JJ,II)))
END IF
CALL intra block transpose(II,JJ)
END METHOD transpose
METHOD transpose matrix()
INTEGER :: II,JJ
FORALL THREADS (II=1:N-7:8, JJ=1:N-7:8, II  JJ, ON HOME (A(II,JJ)))
F(II,JJ)=SPAWN (my transpose%transpose,II,JJ)
WAIT (ALL (F)) ! global barrier
END METHOD transpose all
END MACROSERVER CLASS t class
! Main Program
MACROSERVER (t class) my transpose = CREATE (t class)
CALL my transpose%initialize()
CALL my transpose%transpose matrix()
  
END PROGRAM MATRIX TRANSPOSE
Figure 3: Matrix Transpose
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implementation-dependent. Mutual exclusion can be expressed using methods declared as atomic (Section
4.2).
Condition synchronization (Section 7.2) may be formulated using condition variables associated with
programmed synchronization conditions. Threads whose synchronization condition at a given point is not
satised can suspend themselves with respect to the associated condition variable, waiting for other threads
to change state in such a way that the condition becomes true.
An additional synchronization mechanism is based on future variables, allowing implicit and explicit
synchronization tied to the execution status of a thread. This will be discussed in Section 7.3.
7.1 Mutual Exclusion
Methods of a macroserver, S, may have the attribute atomic (Section 4.2). At any time, only one atomic
method of S may execute. Such a method may activate another atomic method of the same macroserver
without being blocked; furthermore, non-atomic methods of S, or atomic or non-atomic methods of any
other macroserver may proceed in parallel with the execution of an atomic method in S [36].
A macroserver class may be declared as a monitor class. In this case, all methods belonging to that
class, and all transient methods imported into a macroserver created for that class are implicitly atomic. In
a monitor macroserver, each method execution has exclusive access to all variables of the macroserver.
7.2 Condition Synchronization
Condition synchronization can be expressed using condition variables and a set of associated operations for
blocking and releasing threads. Condition variables are connected to synchronization conditions which are
predicates in the state space of a macroserver. This association is implicit, its management being in the
responsibility of the programmer.
8
All operations applied to condition variables must be placed in atomic
methods.
7.2.1 Condition Variables
Condition variables are declared with the type denotation condition . Assume that c is a condition variable
existing in a macroserver. At any time, c is associated with a set, Q
c
, of threads blocked with respect to c.
Q
c
is initially empty. Insertion and removal of threads with respect to Q
c
are controlled by the operations
described below. Apart from these operations, the programmer cannot manipulateQ
c
; however, the status of
the set can be polled using inquiry functions. Usually, Q
c
is organized as a FIFO queue, guaranteeing fairness
in the management of threads accessing c. However, priority considerations may lead to other scheduling
strategies [5].
7.2.2 Synchronization Operations
In this section, we briey describe a collection of operations and functions that can be applied to condition
variables. We focus only on the basic functionality required, with no claim for completeness. In particular,
additional inquiry functions could be introduced to check for properties of Q
c
and the threads contained in it.
For the following, assume that the operation to be discussed occurs in a thread t executing an atomic
method of macroserver S, and that c is a condition variable. Furthermore, let mutex
S
denote a semaphore
used for controlling access to atomic functions in S.
Wait: The execution of WAIT (c) results in the following actions:
1. Set the blocking status of t to blocked.
2. Q
c
:= Q
c
[ ftg
8
This is the major dierence to Hoare's conditional critical regions [28], which provide a more elegant formulation at the
expense of an overhead which is diÆcult to control.
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3. Release mutex
S
Signal: The execution of SIGNAL (c) has no eect, if Q
c
is empty. Otherwise,
1. A thread, say t', is selected from Q
c
.
2. Q
c
:= Q
c
  ft'g
3. The blocking status of t' is set to active.
Note that t does not release mutex
S
, i.e., the signal operation has a signal-and-continue semantics [5].
Signal All: SIGNAL ALL (c) has no eect if Q
c
is empty; otherwise it applies Steps 2 and 3 in the signal
operation to all threads in Q
c
.
Empty: EMPTY (c) yields the (logical) value of the expression (Q
c
= ) and has no other eect.
7.3 Future-Based Synchronization
Our model proposes special syntactic support for synchronization based on future variables. This takes two
forms, explicit and implicit.
Explicit synchronization can be formulated via a version of the wait statement that can be applied to a
logical expression depending on futures. Wait can also be used in the context of a forall threads statement,
as shown in the example of Figure 3.
Implicit synchronization is automatically provided if a typed future variable occurs in an expression
context that requires a value of that type.
7.3.1 Explicit Synchronization
Assume that thread t in macroserver S is executing. Explicit synchronization with respect to futures can be
expressed in the form
WAIT (future exp)
where future exp is a side-eect free expression yielding a scalar logical value. It may contain the following
types of primaries:
 read-only variables of S
 private variables and formal parameters of t
 future variables
 pure synchronous method calls
If, at the time the above statement is executed, the evaluation of future exp yields true , thread t proceeds
with its execution. Otherwise, the blocking status of t is set to blocked and execution of t is suspended.
The termination of threads results in a re-evaluation of future expressions associated with blocked threads,
and their potential release.
7.3.2 Implicit Synchronization
Assume that f is a future variable which is declared with type T . Then, any thread to which f can be bound
must yield a value of type T at the time of its termination. Based on the future concept of Multilisp [26],
we allow f to occur as a term of type T in \regular" expressions of the language. The evaluation of such an
expression will be blocked up to the time the thread bound to f terminates.
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7.4 The Producer/Consumer Problem
Based on the skeleton provided in Fig.1, we complete a specication of the producer/consumer problem
using macroservers.
The consumer/producer problem represents a class of coordination problems where a set of cyclic pro-
ducer threads compute some values that are processed by a set of cyclic consumer threads in the order in
which they are produced. Producers and consumers are coordinated using a bounded buer into which all
producers write and from which all consumers read. The buer is managed as a cyclic memory using a FIFO
strategy.
More specically, we formulate the problem as follows: Consider a bounded buer as specied by the
macroserver class buer template of Fig. 1. The buer is organized as a FIFO queue; writing into and
reading from the buer is performed by atomic methods put and get, respectively. In the initial state, all
elements of the buer are \empty". When a producer thread nishes a computing cycle, it calls the put
method, which deposits the new data item into the next empty slot of the buer and transforms the state
of that slot to \full". Similarly, when a consumer thread is ready to start its next cycle, it reads a data item
from the next full slot, changes the state of the slot to \empty", and processes the data item.
The problem is that at the time put is called there may be no empty slot { i.e., the buer may be full;
similarly, at the time get is called, there may be no full slot { i.e., the buer may be empty. The algorithm
uses the condition variables c notfull and c notempty to respectively represent the synchronization conditions
\the buer is not full" and \the buer is not empty". A producer may write into the buer only if the buer
is not full, and a consumer may read from the buer only if it is not empty. If a synchronization condition
is not satised, the executing thread is blocked.
The number of producer threads, np, and consumer threads, nc, is determined at runtime. Each of the
np producer threads is created by spawning the method produce in the macroserver producer template. Each
consumer thread is created by spawning the method consume in the macroserver consumer template.
Since producer and consumer threads are non-terminating cyclic threads which do not need any explicit
control they are not bound to future variables. All these threads are detached.
A solution to the problem is given in Figures 4 and 5.
8 Related Work
The macroserver model as applied to distributed arrays of PIM chips is unique and contributes a new
dimension and opportunity to parallel system design and operation. However, many of the individual ideas
have precedence in previous work performed in dierent contexts. Some of those are briey mentioned here.
The J-Machine project [17], conducted at MIT with important collaboration at Caltech, considered a
system comprising an array of systems on a chip and employed an object-based model for governing their
global behavior. While the technology was inadequate at the time and the project premature, the use of a
global distributed name space, message driven computation, and hardware support for method execution,
and on-chip multithreading were all implemented to some degree as part of this visionary project.
An important application of the macroserver model executing on PIMs is the work at the University of
Delaware on \percolation" which is a powerful new methodology for latency management on large distributed
systems. Percolation provides the means for proactive prestaging of computations to be performed. This
is done by the PIMs, thus avoiding the overhead and hiding the latency of the system compute processors
scheduled to do the work. Percolation will be implemented as a macroserver(s), monitoring the state of
readiness for tasks, and migrating the tasks to high speed memory for the compute processors.
A signicant contribution in this area has been made by University of Notre Dame where the original
work on microservers was conducted for PIMs as well as the design of some of the most advanced PIMs yet
conceived. Work detailing the low level system software for PIM nodes and details of the instruction set for
the row wide ALU of the PIM processor have been conducted and simulated there [10].
The macroserver model has some features in common with the actor model of computation [1]. Similar
to macroservers, actors encapsulate data and procedures (methods), use asynchronous messages to trigger
computations, and perform communication in a location-transparent way. Recent versions of the model, in
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PROGRAM CONSUMER-PRODUCER
MACROSERVER CLASS buer template(size)
INTEGER :: size
REAL :: fo(0:size-1) ! buer data structure
INTEGER :: count = 0 ! number of full elements in buer
INTEGER :: px=0, cx=0 ! producer index, consumer index
CONDITION :: c notfull, c notempty
CONTAINS
ATOMIC METHOD put(x)
REAL :: x
DO WHILE (count == size) WAIT (c notfull) ! wait until there is an empty element in the buer
fo(px) = x ! Put x into rst empty buer element
px = MOD(px+1,size)
count = count + 1
SIGNAL (c full)
END
END put
ATOMIC REAL METHOD get()
DO WHILE (count == 0) WAIT (c notempty) ! wait until there is a full element in the buer
get = fo(cx) ! Read next full buer element
cx = MOD(cx+1,size)
count = count - 1
SIGNAL (c empty)
END
END get
  
END MACROSERVER CLASS buer template
Figure 4: Producer/Consumer Problem: Part 1
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MACROSERVER CLASS producer template
! Data declarations for all producer threads
CONTAINS ! producer methods:
  
METHOD produce(b)
MACROSERVER (buer template) b ! b is a reference to a macroserver based on the class buer template
REAL A ! private variable for a specic producer thread
. . .
DO WHILE (TRUE ) ! forever
! compute a data item and assign to A
CALL b%put(A)
END DO
END produce
END MACROSERVER CLASS producer template
MACROSERVER CLASS consumer template
! Data declarations for all consumer threads
CONTAINS ! consumer methods:
  
METHOD consume(b)
MACROSERVER (buer template) b
REAL A ! private variable for a specic consumer thread
. . .
DO WHILE (TRUE ) ! forever
A = b%get()
! process the data item in A
END DO
END consume
END MACROSERVER CLASS consumer template
! Main program:
INTEGER np, nc, buersize
MACROSERVER (buer template) my buer = CREATE (buer template, buersize)
MACROSERVER (producer template) my producer = CREATE (producer template,my producer)
MACROSERVER (consumer template) my consumer = CREATE (consumer template,my consumer)
READ (np,nc,buersize)
! Create np producer threads in the macroserver my producer, passing my buer as an argument to each thread:
FORALL THREADS (I=1:np) SPAWN (my producer, produce, my buer) DETACHED
! Create nc consumer threads:
FORALL THREADS (I=1:nc) SPAWN (my consumer, consumer, my buer) DETACHED
  
END PROGRAM
Figure 5: Producer/Consumer Problem: Part 2
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particular the THAL language [37], include support for dynamic actor placement. However, the actor model
is simpler and at a lower level of abstraction than the macroserver model. State change in actors is always
atomic, resulting in a serialization of message reception. The asynchronous execution and synchronization
of threads sharing the state within an actor is not possible. Furthermore, actors do not provide features
equivalent to the data and work distribution concepts in macroservers.
The thread model of macroservers was inuenced by the object-oriented or object-based languages Con-
current C++ [36], pC++ [58], and Opus [15], as well as by the Pthreads standard [45]. The macroserver
approach to synchronization essentially combines monitor-like features as proposed by Hoare [29] with MUl-
tilisp's futures [26].
Other models providing programming support for distributed shared data include Linda [2], Agora [9],
and Orca [6], a predecessor of Opus. Object-based operating systems include Choices [12] and COSMOS,
an operating system for the J-machine.
Finally, the concepts of data distribution and alignment that form an important part of the macroserver
model are generalizations of earlier work, in particular in Kali [42], Vienna Fortran [59, 13], HPF [31], and
HPF+ [14]. The formalization of work distributions and schedules is based on [52, 51, 7].
9 Discussion
The challenge of dening a new model of execution, at any level in the system application, is that the
criteria of success are qualitative and incomplete at best. Only as the complex design space is investigated
are the dominant issues and metrics exposed and understood. While consistency and completeness can be
established within the framework of the model itself, eectiveness in the larger context must be driven by the
factors constraining the elicited behavior. These include the language and compiler interface from \above"
and runtime interface determined by the hardware mechanisms and low level node microserver functions
\below". Developing an appreciation for the implications of these interfaces is essential for ultimately
judging the value of the proposed model. When considering alternative semantics for such constructs as
conditional ow control, a number of choices are evident. A nal decision has to be made based on the
impact on performance, generality, and cost as well as other factors.
An important set of tasks are required to carry this work forward. The rst is a prototype emulator
that will provide the means to exercise the model. This will provide experience in translating application
kernels to the macroserver model and expose errors or gaps in the model. The second task is to perform
an implementation study to expose how the elements of the model will be mapped to the PIM array hard-
ware/software system. Some measure of cost, both time and space, can then be attributed to the primitive
base functions permitting a measure of eectiveness. While any such results will be sensitive to even small
changes in the actual design details of the PIM chips to be employed, the major quantitative trends will be
exposed and available to analysis. These results will also have implications for the development of the PIM
architecture as well.
In the remainder of this section, we briey comment on a number of design decisions, possible alternatives,
and future paths of research.
9.1 Data and Work Distributions
Our approach introduces data distributions and alignments, work distributions, and communication schedules
as rst-class objects which can be dynamically bound to data structures or systems of threads.
This is a generalization of features found in a number of existing data parallel languages. They provide
close control over the location and movement of data and work, allowing ne tuning of a parallel algorithm's
behavior at a low level of abstraction. The amount of detail involved in such control suggests that most
of these features are not explicitly provided at an application programming interface but are only made
available through higher-level language layers. The specication of such layers is a research issue.
A possible direction for future research could target an extension of our distribution/alignment concept
to address issues related to the scheduling of threads and data in deep memory hierarchies such as in the
HTMT architecture (see also Section 9.4).
33
9.2 Methods, Threads, and Synchronization
Some features in the design space covering methods, threads, and synchronization could have been dened
in a dierent way. We provide a short overview of alternatives:
 Method results
In our current model, a thread can return only a single value. While this is not a restriction in principle,
since the value returned may be a reference to an arbitrarily complex data structure, an approach which
also allows the return of results via output parameters of a method [18, 15] is sometimes easier to use.
We chose the simpler solution in order to avoid complicating the semantics of futures.
 Method guards
Method guards as for example in Opus [15] provide an elegant mechanism for the specication of
enabling conditions for method calls. However, since macroservers allow internal thread parallelism,
they require a mechanism for synchronization inside methods, which can also be used to express
the synchronization related to guards. Furthermore, guards imply busy waiting which is seen as an
undesirable feature at the low level of abstraction the model is dealing with.
 Condition Synchronization
We have chosen a conservative, low-level approach to condition synchronization, based on condition
variables and direct control of blocking and releasing threads with respect to a synchronization condi-
tion.
A more exible and higher-level synchronization mechanism could be dened along the lines of Hoare's
conditional critical regions [28]. Such an approach would also allow the unication of condition syn-
chronization with future-based synchronization. However, the feasibility of an eÆcient implementation
of such a mechanism is unclear at this time. We believe that this topic needs additional research before
a denite decision can be made.
9.3 Languages, Compilation and Runtime Technology
An important direction for future work will be the specication of a higher-level application programming
interface that can be included into either an existing or a new high-level language, and mapped to the
macroserver model. This will also require signicant new compiler and runtime technology. While many
of the ideas developed for the compilation and runtime system optimization of data parallel languages in
the past decade [61, 22, 8] will be useful for dealing with a subset of the problem, the much larger design
space associated with the macroserver model will necessitate the development of new techniques. We expect
that an important line of research will be based on feedback-directed and dynamic compilation technology,
as exemplied in the work on ow sensitive proling [3], qualied ow analysis [4], and the Java hotspot
compiler [34]. Another direction of work will deal with optimization techniques targeting the row wide ASAP
instruction set.
9.4 Macroservers in the Context of HTMT
In this section, we outline a role for the proposed macroserver in the context of the HTMT project.
The Hybrid Technology Multi-Threaded (HTMT) architecture exploits radically new technology that steps
outside the evolution path of the computer systems currently under design of projected to the near-future [55].
It features the adaption of a moderate number of processors built with very fast device technology (up to 100
GHz) and a deep multi-level PIM memory hierarchy. The current architecture design for HTMT features
100 GHz super-conducting processors and a memory hierarchy with at least 4 levels: CRAM (Cryogenic
RAM), SRAM, DRAM, and HRAM. The latency to access memory across memory levels will vary by 4-5
orders of magnitude or more. PIM technology is used in both the SRAM and DRAM levels [39].
It is anticipated that an enormous amount of parallelism will be available at all levels of the machine, and
that balancing the tradeo between latency and bandwidth in the memory hierarchy and interconnection
networks will be essential for the success of the architecture. The applications enabled by such high-end
machines are also expected to be signicantly more complex and dynamic than the applications in the
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past. A key question is: Should the complexity of these new high-end machines be explicitly exposed to
programmers? And if so, where and how? We anticipate that a programming and program execution model
that eliminates some of the unnecessary boundaries between the dierent components and layers, should be
integrated in the software environment.
A key feature of the proposed HTMT execution model is its ability to explicitly expose the complex
memory hierarchy, including the performance cost of data and computation movement within the hierarchy.
The costs of migrating data/computation through the memory hierarchy are expressed in the percolation
model that can facilitate latency/bandwidth management to achieve desirable performance. At a rst glance,
percolation appears to be a combination of multi-threading with dynamic prefetching of coarse-grain con-
texts. However, percolation is dierent from traditional prefetching in the following ways. In the past,
prefetching concentrated mostly on moving blocks of contiguous data within the memory hierarchy. The
thread percolation, however manages the movement of contexts: including data, program instructions, and
control state. Furthermore, percolation may also involve data gathering/scattering as well as data (layout)
reorganization within the memory hierarchy.
The HTMT percolation model will be realized through a massive array of MIND/PIM in the DRAM-
PIM and SRAM-PIM region of the HTMT architecture. The proposed macroserver provides a high-level
object-based programming model that bridges the gap between the low-level microserver for PIM architec-
ture and the system-oriented functions that PIM users (compilers, runtime system software, etc.) need to
utilize. System-wide functions required by the HTMT runtime and other system software (e.g. compilers
for the proposed HTMT Threaded-C language [20]) include the management of virtual to physical address
translations, the exploitation of the vast amount of parallelism available at each memory hierarchy level, the
eective management of computations with variable granularity and disparate priorities, and the implemen-
tation of functions based on a unied model of computation that governs operations on the massive array of
PIMs. Typical functions required in the percolation model, such as data gathering/scattering, layout reorga-
nization, and movement of data up and down the memory hierarchy, will be made available by macroservers
and its extensions.
10 Conclusion
The macroserver intermediate computing model has been devised in its initial form to facilitate the investi-
gation of dynamic execution on arrays of future generation PIM chips. A consistent logical structure that
favors parallelism and dynamic resource management has been presented with a number of examples demon-
strating how distributed computation would be organized and performed according to these principals. The
ndings of this initial inquiry are strongly encouraging and support both the need for such an intermediate
model and the value of an object-based approach in realizing it.
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Appendix
A Examples
A.1 The Readers/Writers Problem
We deal with the following variant of the readers/writers coordination problem: a given data resource can
be respectively read or written by a set of cyclic reader and writer threads. Writing is exclusive, while all
readers can work in parallel. As a consequence, synchronization must enforce for each writer exclusive access
to the resource.
We do not go here into details of the data resource and ignore the details of reading and writing: the set
of reader and writer threads (whose number can be determined at runtime) can be spawned in a similar way
as shown in the producer/consumer example in Section 7.4.
We use a monitor class to express the scheduling of the resource. The following terminology is adopted:
 If, at a given time, a reader or writer thread actually accesses the data resource, we say that the thread
is working. The numbers of working readers and writers are respectively denoted by wr and ww. Note
that ww may only assume the values 0 or 1.
 The reader and writer threads that are blocked as a result of an unsuccessful attempt to access the
resource are called registered. Their numbers are respectively denoted by rr and rw.
 Two synchronization conditions, R and W , are used to control access for readers and writers, respec-
tively:
{ R is the synchronization condition for the readers: ww = 0 and rw = 0.
{ W is the synchronization condition for the writers: wr = 0 andww = 0.
R and W are represented by the condition variables c R and c W , respectively.
A solution to the problem is given in Figure A.1. The creation of the macroserver for class sched-
uler template is suppressed in the algorithm; reader and writer threads receive a reference to that macroserver
as an argument.
A.2 Fine-Grain Scheduling of Resources
Assume a problem similar to that discussed in Section A.1, except that the data resource is structured and
the access to each individual element has to be scheduled independently. Such ne-grain scheduling must be
employed if the data resource is large and blocking of the whole resource is inacceptable when accessing a
single element, as for example in a ight reservation system.
This scheduling problem can be handled in our framework by creating a separate instance of the sched-
uler class, scheduler template, for each element to be protected, and including a corresponding macroserver
variable into the data structure. This approach is outlined in Fig.7, using the monitor class introduced in
Fig.A.1.
Note that in this example we align each element of the resource with the data used by its scheduler, an
approach which fully exploits the locality of processing in a PIM array.
A.3 Sparse Matrix Vector Product
The Conjugate Gradient (CG) algorithm is a powerful iterative method for solving large sparse systems of
linear equations [40]. A key element in the CG algorithm is a sparse matrix vector multiplication. In this
section, we outline an approach for the parallelization of a sparse matrix vector product on a PIM array,
based partly on concepts developed in [57].
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MACROSERVER CLASS MONITOR scheduler template ! all methods are atomic
INTEGER wr=0, ww=0
CONDITION c R, c W
CONTAINS
METHOD begin read()
DO WHILE ((ww > 0) OR (NOT EMPTY (c W))) WAIT c R
wr = wr + 1
END begin read
METHOD end read()
wr = wr-1
IF wr == 0 SIGNAL (c W)
END end read
METHOD begin write()
DO WHILE ((wr > 0) OR (ww > 0)) WAIT c W
wr = 1
END begin write
METHOD end write()
ww = 0
IF (NOT EMPTY (c R))
THEN SIGNAL ALL (c R)
ELSE SIGNAL (c W)
END IF
END end write
END MACROSERVER CLASS scheduler template
! core of reader method:
METHOD reader(s)
MACROSERVER (scheduler template) s
...
DO WHILE (TRUE ) ! forever
  
CALL s%begin read
! access the resource
CALL s%end read
END WHILE
  
END reader
! core of writer method:
METHOD writer(s)
MACROSERVER (scheduler template) s
...
DO WHILE (TRUE ) ! forever
  
CALL s%begin write
! access the resource
CALL s%end write
END WHILE
  
END writer
Figure 6: Readers/Writers Problem
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MACROSERVER CLASS MONITOR scheduler template
...
CONTAINS
METHOD begin read()
...
METHOD end read()
...
METHOD begin write()
...
METHOD end write()
...
END MACROSERVER CLASS scheduler template
! Main program
INTEGER :: N, I, K
TYPE ight record ! sketch of data structure for a ight record
INTEGER :: date, time, ight number, ...
INTEGER :: create status
...
MACROSERVER (scheduler template) my scheduler ! reference to the \private" scheduler for this element
...
END TYPE ight record
...
TYPE (ight record), ALLOCATABLE :: ights(:)
...
! determine N and a data distribution for ights, stored in dv.
ALLOCATE (ights(N))
DISTRIBUTE (ights,dv)
...
DO I=1,N
ights(I)%my scheduler = CREATE (scheduler template, ON HOME (ights(I)), ights(I)%create status)
...
END DO
...
! write access to element ight(K) in a thread:
K=...
CALL ights(K)%my scheduler%begin write()
! write
CALL ights(K)%my scheduler%end write()
...
Figure 7: Fine-grain scheduling
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! The vectors D, C, and R represent the sparse matrix A(1 : N; 1 :M) in CRS representation:
REAL :: D(q)
INTEGER :: C(q), R(N+1)
REAL :: B(M), S(N)
INTEGER :: I, K
DO I = 1,M
S(I)=0.0
DO K = R(I), R(I+1)-1
S(I) = S(I) + D(K)*B(C(K))
ENDDO K
ENDDO I
Figure 8: Sparse matrix-vector multiply: core loop of the sequential algorithm
We rst take a look at the sequential algorithm. Consider the operation S = A:B, where A(1 : N; 1 :M)
is a sparse real matrix with q nonzero elements A(i
k
; j
k
); 1  k  q, and B(1 : M) and S(1 : N) are real
vectors. The enumeration of the nonzero elements of A is based on row-major order.
In the Compressed Row Storage (CRS) format, A is represented by three vectors, D, C, and R:
 the data vector, D(1 : q), stores the sequence of nonzero elements of A, in the order of their enumer-
ation: D(k) = A(i
k
; j
k
) for all k.
 the column vector, C(1 : q), contains in position k the column number of the k-th nonzero element
in A: C(k) = j
k
.
 the row vector, R(1 : N + 1), contains in position i the number of the rst nonzero element of A in
that row, if such an element exists; otherwise R(i) = R(i+ 1). Furthermore, R(N + 1) is set to q + 1.
Based upon this representation, the core loop of the sequential algorithm for computing the sparse product
S=A.B can be formulated in Fortran as shown in Figure 8.
The rst step in developing a parallel version of the algorithm consists of dening a distributed sparse
representation of A. This essentially combines a data distribution (Section 5.3) for the \virtual" array A
with the given sparse format (CRS) in the following sense: a data distribution is determined for A as usual
by dening a replication-free distribution function Æ
A
: I ! M, where I = [1 : N ]  [1 : M ] is the index
domain of A. This determines a local distribution segment for each memory unit u. The distributed sparse
representation is then obtained by representing the submatrix constituting the local distribution segment
using the CRS format.
A number of data distributions have been discussed for this purpose, including cyclic distributions and
Multiple Recursive Decomposition (MRD) [57]. We focus here on the MRD distribution, which recursively
subdivides the matrix along rows and columns to determine an irregular partition of contiguous rectangular
segments, guided by the objective of achieving load balancing by allocating approximately the same number
of nonzero elements in each segment.
Assume that the MRD distribution of A creates NN distribution segments, 
A
(u); 1  u  NN , where
the memory units in M to which A is being distributed are numbered from 1 to NN (Def. 3). Each distri-
bution segment, 
A
(u), is represented in CRS format in memory unit u.
Based upon this distribution, a parallel algorithm for the sparse matrix vector product can now be
derived, as outlined in Figure 9. In order to keep this algorithm relatively simple, we focus on the local
submatrix-subvector product and omit the actual partitioning algorithm as well as details such as dynamic
array allocation and the computation of the nal global sum.
The local matrix-vector product is computed in the method mat vec loc, which is activated as a separate
thread, t
u
, in each memory unit, u. For each u, the distribution segment, A
u
, is given as A
u
= A(L1(u) :
U1(u); L2(u) : U2(u)), based on its global bounds, and q(u) provides the number of nonzero elements in
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Au
. Furthermore, we assume that the components of the CRS representation for A
u
are given by the ar-
ray sections D(u; 1 : q(u)), C(u; 1 : q(u)), and R(u; L1(u)   U1(u) + 1). Finally, each thread t
u
stores
the partial sum computed by it in the temporary vector TS(u; 1 : N). All these structures are set up in
the memory of the my sparse macroserver by the partitioning routine mrd partition, which is left unspecied.
The algorithm begins by creating the macroserver my sparse. In the next step, the sparse matrix is
generated and distributed, creating a distributed sparse CRS format. As a result of this step, the local
representations D(u; :), C(u; :), and R(u; :) as well as all the auxiliary data structures such as the arrays
L1,U1,L2,U2, and q are set up. Once this is done, the NN threads t
u
can be generated. They compute
partial vectors which are stored in TS(u; :). Finally, the TS(u; :) have to be combined in a global sum to
determine the nal result vector, S.
We nish this discussion by outlining a number of topics that illustrate the support of the PIM array
architecture for this kind of algorithm:
 The CRS representation of the local data segments can be stored and processed locally in each PIM
node by microservers.
 The indirect references involving D and B can be resolved in the memory; making the implementation
of an inspector/executor scheme [52, 61] much more eÆcient than for distributed-memory machines.
 The PIM array network oers eÆcient support for spawning a large number of \similar" parallel threads
and for executing reduction operations.
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MACROSERVER CLASS sparse template
INTEGER :: NN, u
REAL , SPARSE (CRS(L1,U1,L2,U2,D,C,R,q,...) :: A(N,M)
REAL :: B(M), S(N)
REAL :: TS(NN,:)
INTEGER :: L1(NN), U1(NN), L2(NN), U2(NN), q(NN)
REAL :: D(NN,:), C(NN,:), R(NN,:)
FUTURE :: F(NN)
CONTAINS
METHOD generate and partition()
! Generates matrix, determines MRD partition, and sets up the distributed data structures and auxiliary data
END METHOD generate and partition
METHOD mat vec loc(u,D,C,R)
REAL :: D(q(u))
INTEGER :: C(q(u)), R(L1(u):U1(u)+2)
INTEGER :: I, K
DO I = L1(u),U1(u)
TS(u,1:N) = 0.0
DO K = R(I), R(I+1)-1
TS(u,I) = TS(u,I) + D(K)*B(C(K)+L2(u))
ENDDO K
ENDDO I
END METHOD mat vec loc
METHOD global sum()
! Performs global reductions to compute nal result vector, stored in S, from the temporary vectors TS(u,:)
END METHOD global sum
METHOD matrix vector()
FORALL THREADS (u=1:NN, ON HOME (A(L1(u):U1(u),L2(u):U2(u)))
F(u) = SPAWN (my sparse%mat vec loc(u,D(u,:),C(u,:),R(u,:))
WAIT (ALL (F))
END METHOD matrix vector
END MACROSERVER CLASS sparse template
! Main program
MACROSERVER (sparse template) my sparse = CREATE (sparse template)
CALL my sparse%generate and partition()
CALL my sparse%matrix vector()
CALL my sparse%global sum()
Figure 9: Sparse matrix-vector multiply: parallel algorithm
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B Abstract Machine Interface
B.1 Global System Issues
B.1.1 Global Name Management
1. Global names: classes, methods, macroservers, threads Sections 4, 5, 6
2. Acquaintance relation Section 4.3
B.1.2 Global Memory Management
1. Supervisor memory
2. Application memory Section 4.4.1
3. Memory regions Section 4.4.1
4. Macroserver memory Section 5
5. Alignment relationship Section 4.3
B.2 Macroservers
B.2.1 Macroserver Creation and Management
1. CREATE (C; a
1
; : : : ; a
n
; cstr; sv) Section 4.4.2
2. MIGRATE (ms, cstr, sv) Section 4.5.1
3. DESTROY (ms, sv) Section 4.5.2
where,
 C: macroserver class
 a
1
; : : : ; a
n
: argument expressions
 cstr: region constraint
 sv: status variable
 ms: macroserver variable
B.2.2 Method Components and Attributes
Methods are discussed in Sections 4.2 and 5.4. Their components and attributes include:
1. name
2. result type
3. formal parameters
4. private variables
5. code
6. attributes
(a) access (public, private)
(b) atomic
(c) pure
(d) purest
(e) non-preemptive
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B.2.3 Macroserver Object Structure
Macroserver: S = (C; reg; h;V ;M;A; T ) Section 5
1. C: macroserver class Section 4
2. reg: region Section 4.4.1
3. h: home Section 5.1
4. V= (V; state; Æ): variable specication Section 5.2
(a) V : variable set
(b) state: state of V
(c) Æ: distribution of V
5. M: set of methods Sections 4.2 and 5.4
6. A: acquaintance relation Section 4.3
7. T : set of threads Section 6
B.2.4 Distributions and Alignments
1. Distribution object: Æ
D
: I! P(R)  fg Denition 2
2. Alignment object:  : I
1
! P(I
2
)  fg Denition 4
3. Distribute statement: DISTRIBUTE (v; dv; sv) Section 5.3.4
4. Incremental redistribution: INC REDISTRIBUTE (v; dv; sv) Section 5.3.4
5. Align statement: ALIGN (v
1
; v
2
; av; sv) Section 5.3.6
6. Inquiry functions Section 5.3.5
where,
 D: data structure
 I, I
1
, I
2
: index domains
 R: virtual memory region
 v; v
1
; v
2
2 V : variables
 dv: distribution variable
 av: alignment variable
 sv: status variable.
B.3 Threads
B.3.1 Thread Specication
1. Thread specication: t = (mid; h; f; a; status; result;V
t
) Section 6.1
where,
 mid: global method identication
 h: home of the thread
 f: future variable
 a: input vector
 status: thread status
 result: container for the result value
 V
t
: specication of the private variables
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B.3.2 Thread Status
Thread status is discussed in Section 6.1.1.
1. thread attributes: atomic, non-preemptive
2. completion status: pending, completed
3. blocking status: blocked, active
4. error status
5. scheduling status
6. detachment status
B.3.3 Pure Thread Functions
Pure thread functions are discussed in Section 6.2.
1. logical function completed (fex)
2. logical function blocked (fex)
3. logical function error (fex)
4. logical function detached (fex)
5. logical function non-preemptive (fex)
6. integer function priority (fex)
7. logical function equal (fex, fex')
8. future function who am I ()
where,
 fex, fex': future expressions
B.3.4 Thread Manipulation
1. f = SPAWN (ms;m; arg
1
; : : : ; arg
n
; status input ; wv) Section 6.3
2. TERMINATE (f) Section 6.4
where,
 f : future variable
 ms: macroserver variable
 m: method identication
 arg
1
; : : : ; arg
n
: argument list
 status input: status information
 wv: work distribution variable
B.3.5 Work Distributions
1. Work distribution object: !
T
: T! R: Section 6
where,
 T: set of threads
 R: region
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B.3.6 Schedules
1. Schedule function:  : R! P(I) Denition 7
2. Data structure schedule: (D; Æ; ; d) Denition 8
where,
 R:region
 I: index domain
 (D; Æ): distributed data structure with index domain I
 : schedule function with domain R and range P(I)
 d: direction: \R" (gather schedule), or \W" (scatter schedule)
B.4 Synchronization Operations
B.4.1 Condition Synchronization
Section 7.2.2
1. WAIT (c)
2. SIGNAL (c)
3. SIGNAL ALL (c)
4. EMPTY (c)
where,
 c: condition variable
B.4.2 Future Synchronization
Section 7.3
1. WAIT (fex)
where,
 fex: future expression
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